UC GEE

PostsComments

DIIDevHeads IoT Integration Server

•Created by Sterling on 7/25/2024 in #🪲-firmware-and-baremetal

How can I create and implement DDR memory in Verilog on an FPGA?

This is cool💯 .. Thanks for the vital tips @Sterling

7 replies