UC GEE

PostsComments

DIIDevHeads IoT Integration Server

•Created by UC GEE on 7/10/2024 in #middleware-and-os

Best tools for generating UML diagrams from SystemVerilog code for thesis writeup?

But Please @Sterling ,what are some other potential use cases for automatically or manually generated UML diagrams beyond thesis writing, such as in SystemVerilog code development and review?🤔

8 replies