Sterling
DIIDevHeads IoT Integration Server
•Created by UC GEE on 7/10/2024 in #middleware-and-os
Best tools for generating UML diagrams from SystemVerilog code for thesis writeup?
However , if you prefer a manual approach, Try out PlantUML or Mermaid, either of them would be a good choice. 🙂
8 replies