UC GEE

PostsComments

DIIDevHeads IoT Integration Server

•Created by UC GEE on 7/10/2024 in #middleware-and-os

Best tools for generating UML diagrams from SystemVerilog code for thesis writeup?

I'm working on my thesis writeup and need to document a reasonably complex verification framework written in SystemVerilog. The framework consists of several classes with parameterized types and inheritance relationships. I'd like to generate UML diagrams to effectively represent this structure, ideally in the simplest and most concise way possible. It's been a while since I last used UML diagramming tools, so I'd prefer to avoid manually creating them using tools like draw.io to minimize errors and time investment.

8 replies