ZacckOsiemo
ZacckOsiemo
Why does enabling SPI peripheral in STM32 Nucleo L476RG change the master bit to 0?
I would say that's implicit, since thats the reset condition. How about something like
pI2Cx->CR1 &= ~(1 << I2C_CR1_PE_Pos);
pI2Cx->CR1 &= ~(1 << I2C_CR1_PE_Pos);
21 replies