UC GEE
DIIDevHeads IoT Integration Server
•Created by UC GEE on 6/24/2024 in #firmware-and-baremetal
How to Apply FSMs for Control Flow in Cryptographic IP Design on FPGA?
@Middleware & OS I am working on an FPGA internship project that involves designing cryptographic IP. I'm comfortable with FSMs ie clock, receivers, packet encapsulation etc. but having trouble seeing how they can be applied in this context, which is believe is heavily math-based.
Struggling to identify how FSMs can be used for control flow or logic within the cryptographic IP design.
3 replies