Navadeep
DIIDevHeads IoT Integration Server
•Created by Manuel on 4/25/2024 in #firmware-and-baremetal
Has anyone experience with the integrated pcie block from the xilinx 7 series fpga's?
x number of lane selection in the card(hardware wiring) and reset line mapping is all it takes for the Edge device alongside receiving the 100MHz clock.
10 replies